Changes

You can also have local registered value, using affectation operator ":=", without delta-time (at once) :

VHDL can be synthetised (compiled) into FPGA chip. Two families of FPGA chips exists : Xilinx (Diligent starter-kits are really fun and instructive) and Altera (cheaper). You cannot really compare them, units are not the same between them...