Changes

Z80-DART/Z80-SIO chip

588 bytes added, 12:08, 20 January 2015
/* Interrupt Notes */
== I/O Ports ==
Used in standard RS232 interfaces for the CPC ([[Amstrad_Serial_Interface]]), mapped to following Ports:
Used in standard RS232 interfaces for the CPC ([[Amstrad Serial Interface]]), mapped to following Ports:
FADCh Amstrad RS323 Z8470 (Z80 DART) Channel A Data (R/W)
FADDh Amstrad RS323 Z8470 (Z80 DART) Channel A Control/Status (R/W)
FADEh Amstrad RS323 Z8470 (Z80 DART) Channel B Data (R/W)
FADFh Amstrad RS323 Z8470 (Z80 DART) Channel B Control/Status (R/W)
 
Also used by [[Z80-SIO dual ports RS232 interface for CPC (French)]], mapped to:
FC7Ch Z80 SIO Channel A Data
FC7Dh Z80 SIO Channel A Control/Status
FC7Eh Z80 SIO Channel B Data
FC7Fh Z80 SIO Channel B Control/Status
== Chip Variants (DART, SIO/0, SIO/1, SIO/2, SIO/3, SIO/4) ==
the interrupt pending flag can be read via RR0.Bit1 of channel A only
No info if the The DART/SIO interrupt signal is known to be connected to the CPC hardware, probablyon the original Amstrad CPC serial interface.It is unknown if this is the case on the later revision or 3rd party interfacesUsage of native Z80 peripheral interrupts is complicated by their knowledge of CPU interrupt acknowledge signals which conflict with the Gate Array interrupts. A workaround is documented in the firmware guide appendix 13. it isn't? [[Category:Datasheet]]
3
edits